Reduction in hardware complexities is vital in communication. The major contribution to hardware complexity in many technologies is the multiplier utilized. This work present a proposed algorithm based on Farrow differential polynomial interpolation. This interpolator filter is a time varying poly-phase filter that uses fractional delay to reduce the integer sampling rates to fractional rates. It is a novel polynomial interpolator with less multiplier usage and inherent linear phase low pass filter. The digitized intermediate frequency (IF) by ADC is derived from mixing the signal RF with a local oscillator signal of a given fixed/variable frequency. Digitization using an analog to digital converter (ADC) capable of running at a sampling time of greater or twice the IF with maximum dynamic range of 100 MHz [This is contrary to the direct down conversion of multiband RF to band pass signals where under sampling is used. The algorithm was designed using Altera Digital Signal Processing tool box in MATLAB/ Simulink environment. When implemented it leads to reduction in the computational complexity, power consumption and silicon area. It also showed that a power gain of -15 dBm was observed as output for the GSM channel when compared with the existing modified farrow algorithms which have power gain of -9.4dBm and farrow polynomial algorithms with power gain of 10.59dBm. The decimation factor of 260 for a frequency range of 270.70 kHz was used. Thus a remarkable lower power gain, lower complexity and lower power consumption in mobile system was obtained when compared to farrow polynomial algorithm and modified farrow algorithm.
INTRODUCTION
Reduction in hardware complexities is vital in communication. The major contribution to hardware complexity in many technologies is the multiplier utilized. The multipliers usually leads to remarkable increase in the silicon area (as in the case of FPGA), increases the power consumption, and lowers the speed of the system. Most communication systems are mobile systems and as such require portability, low power consumption and speed to meet the needs and the satisfaction of the end users. In an attempt to meet the specifications of mobile systems, there is the need to reduce the complexity of the hardware mostly in terms of silicon area and power consumption. This goal can be achieved by replacing the overall multipliers used with low cost, low power components such as adder and shift registers. Software Defined Radio (SDR) provides means of realizing as many signal processing task as possible in the trans-receiver communication module by means of software. These modules are usually driven by digital signal processors together with accelerators such that the digital signal processors appear to be the computing engine.
Different communication standards require different master clock and in order to ensure quality clock rates, digitized sample rate converters are used. This is to convert from one sample rates to another (usually from higher to lower) while preserving the necessary information in certain frequency band. However different rate changes, stop-band and passband attenuation varies and this affects the reconfiguration of the Software Defined Radio. Sample rate conversion (SRC) takes place at each ADC or DAC interfaces. Depending on the functionalities and the information to be preserved, different SRC solutions exists, among which are interpolators, decimators, etc. Different algorithms have been proposed for reducing hardware complexities. The Integer SRC with poly-phase decimator or poly-phase interpolator has been found to be efficient for low complexity filter length but with high interpolator rate.
Farrow interpolation filter, Modified Farrow filter, and Taylor series approximation proved to have the ability to reduce the complexity for either the integer or fractional SRC. [3] by reducing the number of operator in Farrow structure. The complexity reduction can be achieved by changing the range of the delay parameter so that the integer part of the coefficient is removed. This paper focuses on developing a novel farrow interpolating algorithm. Farrow differentiation interpolation polynomial is an approximation technique that yields exact values instead of round off values. The differentiation of the farrow filter leads to reduction in the coefficients generated and the number of multipliers and this leads to reduction in the complexity of hardware in digital systems in terms of silicon cost, area of hardware resources as in the case of FPGA, clock speed and power consumption.
RESEARCH METHOD
2.1The whole system is analogous to that of super heterodyne receiver architecture as shown in Figure 1 .
Fig 1: The block diagram of the super-heterodyne radio receiver
Based on this architecture, the RF analogue signal was modelled base on available real GSM channels by the use of MATLAB/Simulink software. This RF signal enters the receiver through the antenna which is either incorporated into the FPGA board or designed on an expandable circuit before incorporation into the FPGA board. Instead of dealing with high dynamic ranges or requirements and sampling frequency required for the simulation of the RF signals based on Nyquist criterion in the radio frequency section of the radio receiver, the intermediate frequency (IF) was used, which was derived from mixing the signal RF with a local oscillator signal of a given fixed or variable frequency. The IF obtained allows easy digitization of the signals by using an analogue to digital converter (ADC) capable of running at a sampling time of greater or twice the IF with maximum dynamic range of 100 MHz [9] . This is contrary to the direct down conversion of multiband RF to band pass signals as described by [9] where under sampling was used. The Global System for Mobile Communication (GSM) system is a Frequency Division Multiplexing Access / Time Division Multiplexing Access (FDMA/ TDMA) system. Each physical channel is characterized by a carrier frequency and a time slot number. GSM system frequencies include two bands at 900 MHz and 1800 MHz commonly referred to as GSM-900 and DCS-1800 [13] . For the primary band in GSM-900 system, 124 radio carriers have been defined and assigned in two sub-bands of 25 MHz each in the 890-915 MHz and 935-960 MHz ranges, with channel width of 200 KHz. The stream of sampled speech data is fed into a source encoder in which case Bernoulli random number was used to compresses the data by removing unnecessary redundancy. The Bernoulli random number is probabilistic in nature with the probability equal to ½ and the M-nary bits generated set to 4. The sample time used is twice the maximum sampling frequency, 960 MHz, thus the sample time used is 1/ The analog front end starts using the Bernoulli binary generator where the bits are generated randomly with M = = = -ary
Where b is the no of bits per symbol; L is the modulating order and m is the message per frame. where under sampling is used.
The digital front end starts from the generation of digital signal by the ADC to the channelization stage in the system design. The output of the ADC can be expressed below as a sum of weighted impulses. Assuming
where the response of the system to is the corresponding sum of weighted outputs y(n), therefore:
The digital down converter (DDC) is an important component in any digital radio since it performs frequency translation from 69.9 MHz to baseband at a high input sample rates as that of the analog to digital converter (ADC). The convolved output of the input digital signal and the digital filter enters an input on the mixer which mixes with a numerical controlled oscillator (NCO) signal having a frequency f LO of 69.9 MHz and sampling rate of 160 MHz to generate a sine, cosine or complex wave…………………………………………
The NCO is capable of generating a multichannel real or complex sinusoidal signal depending on a real input IF signal. These NCO signals have independent frequency and phase in each output channel with amplitude of the created signal equal to 1.
To generate a given desired output frequency F 0 , the value of the phase increment within the phase accumulator must be determined. Phase increment = ( 
FRACTIONAL SAMPLE RATE CONVERTER
In digital signal processing, Interpolation means up-sampling together with anti-imaging filters. The anti-image filter actually does interpolation in the real sense. The fractional decimation is incorporated as anti-aliasing filter. The intermediate sample time is the ratio of the input rate and the output rates. Output rate determined the inter-sample time. However in certain application which involves the fractional sample rate, the fractional sample rate is determined from the ratio of two positive integers fractional.
The input parameters n1 and are used to determine the time instant t 1 for the th new output sample = as t 1 = .
Given t 1, the parameters and
The convolution = -Where N is the filter length and is the impulse response of the interpolation filter.
The fractional Interval determines the coefficient values of the impulse response
And its value is in the interval of {0, 1}. In order to find the new output sample values , we propose Farrow Differentiating Interpolation filter structure as shown in Fig 2. Implementing the impulse response using CIC is feasible for integer sample rate conversion resulting in low complexity, but for arbitrary sample rate, the realization is difficult to implement because part of the filter have to be clocked at the high intermediate sample rate which further limit the applications to small values of L and M.
The way out of implementing fractional sample rate conversion is to use the time varying poly-phase structure. This requires cascading the poly-phase interpolator and upsampler and farrow filter or with poly-phase decimator and down-sampler. 
Communications on Applied Electronics (CAE) -ISSN : 2394-4714 Foundation of Computer Science FCS, New
The coefficients are solved from the set of N + 1 Linear equation. This coefficients are expressed in terms of the fractional delays such that .
can be expressed as Differentiating x(n)
Truncating (
Removing the limit,
The structure can be expressed in z domain as
Where = =
The determinant of the equation above is called Vander mode determinant formed from
h'( (10) depends on the value of Let =
This equation above can be rewritten as
The conceptual view of the farrow Differential algorithm is shown in Fig 3 . 
RESULTS AND ANALYSIS
In order to obtain all these results certain settings are observed on the MATLAB/ Simulink environment:
a. First, a DSP Builder 12.1 must be installed on MATLAB R2013a
b. In the Simulink environment, the data import/ export which will be saved on the workspace must have a structure with time format Fig: 4 shows the result of farrow differential algorithm. The power gain of -15dBm was observed as output of farrow Differential algorithm. The decimation factor of 260 was used to baseband the GSM to frequency of 270.70 kHz. Thus a remarkable lower power gain, lower complexity and lower power consumption were observed when farrow differential polynomial algorithm was used compared to farrow polynomial algorithm and modified farrow algorithm. This is as a result of adder and shift registers used during the design of Farrow Differential Algorithm and also the silicon area was reduced. 
CONCLUSION
The filter length of conventional filter order is very long and this constitutes remarkably to the complexities of the hardware. In order to minimize the filter order, a method is devised to this effect using Farrow differentiation polynomial interpolation. This fractional sample rate conversion requires exact filter with little or no error. This sampling rate conversion method yields output signal that is times the original input sample rate.
Farrow differentiation interpolation polynomial is an approximation technique that yields exact values instead of round off values. The differentiation of the farrow filter leads to reduction in the coefficients generated and the number of multipliers and this leads to reduction in the complexity of hardware in digital systems. The algorithm also results in lower power gain of -15dBm compared to the existing farrow algorithms with power gain of 10.59dBm and modified farrow algorithm with power gain of -9.4dBm. thereby yielding reduction in terms of silicon cost, area of hardware resources as in the case of FPGA, clock speed and power consumption.
